Monte Carlo analysis of noise spectra in self-switching nanodiodes

I. Iñiguez–de-la-Torre, J. Mateos, a) D. Pardo, and T. González
Departamento de Física Aplicada, Universidad de Salamanca, Plaza de la Merced s/n, 37008 Salamanca, Spain

(Received 18 October 2007; accepted 20 November 2007; published online 18 January 2008)

By means of a semiclassical two-dimensional Monte Carlo technique, we analyze current noise spectra of InAlAs/InGaAs-based submicron self-switching diodes. Shot noise (at low bias) and diffusion noise in the series resistance (at high bias) are found to dominate the current noise at low frequency (in the plateau beyond the $1/f$ range). Two peaks of different origins, which may limit the device performance, are found in the noise spectra at higher frequencies. The dependence of the amplitude and frequency of these peaks on the topology of the diodes is analyzed and discussed. Design indications to improve the noise performance of the devices are provided. © 2008 American Institute of Physics. [DOI: 10.1063/1.2832505]

I. INTRODUCTION

Self-switching diodes (SSDs) were originally proposed by Song et al.1 By breaking the symmetry of a narrow InGaAs channel (see Fig. 1), this device provides a rectifying behavior (based on surface and electrostatic effects) without the use of any doping junction or barrier structure and can be fabricated with a simple single-step lithographic process. It also exhibits interesting memory properties when operating under appropriate conditions.2,3

Since the operation of SSDs is not specifically based on the presence of ballistic transport such as in the case of other III-V nanodevices,4 they can also be fabricated with Si technology, as already done successfully.5 However, by using III-V high-mobility material systems (such as those involving InGaAs channels) and downscaling the device dimensions, the operation of SSDs can approach the terahertz range at room temperature.6,7 as experimentally demonstrated in Ref. 7 for an array of these devices working as detector up to 110 GHz. At so high frequencies, the intrinsic noise generated by the diodes becomes a performance limitation, and must be carefully analyzed in order to reduce its level as much as possible. To this end, the use of a microscopic technique able to correctly describe nonstationary transport and quasiballistic effects, such as those taking place in these devices, is absolutely necessary. The Monte Carlo (MC) method fulfills these requirements, and it has already been successfully applied to study the static and dynamic behaviors of SSDs.6,8

The aim of this work is to extend the use of MC simulations to the analysis of noise spectra in InAlAs/InGaAs-based SSDs. We will identify shot noise in the channel and diffusion noise in the access regions as the main noise sources contributing to the plateau of the current spectral density beyond the $1/f$ range. At higher frequencies, two peaks are found in the noise spectra, the first one (around 1 THz) lying in the range of potential applications of SSDs. In order to reduce the noise level in such a frequency interval, we will analyze how changes in the geometry of the diodes contribute to modify the noise spectra.

The paper is organized as follows. In Sec. II, details about the simulated structure and the MC model used in the calculations are provided. Section III is devoted to the analysis of the noise spectra, both at low and high frequencies, and their dependence on the device geometry. The main conclusions are drawn in Sec. IV.

II. PHYSICAL MODEL

Figure 1 shows the typical topology of SSDs, with their main geometrical parameters: $W_C$ channel width, $L$ channel length, $W_{tv}$ width of the vertical trenches, $W_{th}$ width of the horizontal trenches, and $L_{acc}$ length of the accesses. They consist of a narrow semiconductor channel with broken symmetry defined by L-shaped insulating trenches etched on a semiconductor wafer. Thus, just a single-step lithographic process is necessary for their fabrication. The rectifying operation of SSDs is based on the symmetry breaking and the presence of surface states at the sidewalls of the channel.1,6

In order to simulate the behavior of electrons in the device we make use of a semiclassical ensemble MC simulator self-consistently coupled with a two-dimensional (2D)
performed at a temperature $T=300$ K. The longitudinal profiles of electric potential along the center of the diode for several applied voltages are shown in Fig. 2, where the barrier induced in the channel by the charge at the surface states can be observed. This barrier controls the current flow in both directions. Its amplitude is shown in the inset. Due to the asymmetry of the diode, the barrier is lowered much more by forward than by reverse applied biases, thus providing the rectifying behavior typical of SSDs, which is observed in the corresponding $I$-$V$ curve shown in the inset of Fig. 3. The forward current shows an exponential dependence on the applied voltage for low values of $V$ (as long as the barrier is present), and then becomes linear (resistive behavior), with a tendency to saturation at the highest applied voltages due to hot-carrier effects.

Figure 3 reports the MC values obtained for the spectral density of current fluctuations at low frequency (in the plateau beyond the $1/f$ range) $S_f(0)$, compared to the $2qI$ value, with $q$ the electron charge. The corresponding Fano factor $F=S_f(0)/2qI$ is also shown. As long as the barrier limiting the current level has a significant value (higher than about 0.1 eV, approximately $4k_B T$ at room temperature, with $k_B$ the Boltzmann constant), the SSD displays full shot noise (both under forward and reverse bias), which indicates that transport is barrier controlled and the current is provided by uncorrelated carriers surpassing the barrier. At high forward bias, the barrier is lowered or even disappears (see Fig. 2), the channel resistance decreases, and the diffusive accesses to the channel become more and more important in the total noise of the device. Thus, $S_f(0)$, which now essentially corresponds to diffusion noise in the series resistance, shows an increasingly suppressed value with respect to full shot noise. In contrast, in the reverse bias range shown in Fig. 3, the barrier persists and full shot noise is always obtained. This is the typical noise behavior exhibited by SSDs as long as transport in the channel is ballistic or quasiballistic.

We have also calculated the equivalent noise temperature of the diode $T_n=S_f(0)R/4k_B$, shown in Fig. 4 as a function of the forward current. $R$ is the low-frequency incremental resistance of the SSD, calculated from the slope of the $I$-$V$ curve. $T_n$ is an important parameter used to experimentally characterize the noise properties of diodes. At low currents, corresponding to the exponential region of the $I$-$V$ characteristic, the noise temperature is close to half the value of the lattice temperature. This is a feature associated with an ideal exponential dependence of the forward current on the applied voltage [$I \propto \exp(qV/k_B T)$], which usually goes along

![FIG. 2. Profiles of electric potential along the center of the diode for several applied voltages. The vertical lines indicate the limits of the channel. Inset: amplitude of the barriers seen by electrons moving in both directions as a function of the applied voltage.](image-url)
with the previously commented full shot-noise behavior, $S_f(0)=2qI$. As the current increases, the effect of the thermal noise in the series resistance becomes important, since the resistance of the channel decreases exponentially, and the noise temperature increases towards the lattice temperature. Once the barrier disappears (for $V>0.4$ V, $I>50$ A/m), a strong electron heating takes place and the noise temperature increases significantly over the lattice temperature. This behavior of the noise temperature is quite similar to that found in other barrier-controlled devices, such as Schottky barrier diodes,\textsuperscript{12–14} except in the very sharp increase observed once the barrier disappears, which is more pronounced in SSDs.

To better understand this increase of the noise temperature related to carrier heating, we plot in Fig. 5 the profiles of electric potential and L valley occupancy along the center of the diode for high forward-bias conditions. For $V=0.4$ V, the presence of a small left-to-right barrier is still observed and the L valley occupancy is practically null all along the device. However, for higher $V$ there is no longer a barrier and the applied voltage is high enough for $\Gamma$-L intervalley transfer to take place ($\Delta E_{\Gamma-L}=0.45$ eV in InGaAs). Due to the quasiballistic motion of electrons in the channel, they hardly loose the energy gained from the electric potential, and once this reaches $\Delta E_{\Gamma-L}/q$ near the end of the channel, a significant presence of L valley electrons takes place, leading to a much higher differential resistance and, thus, to a sharp increase of $T_n$.

To show how the features of $S_f(0)$ change when the geometry of the diodes is modified, we have performed simulations in SSDs where the width of the channel $W_C$ changes from 40 to 60 nm, keeping the rest of geometrical parameters constant. Figure 6 shows the calculated values of $S_f(0)$ compared to $2qI$ for forward bias conditions. The height of the cathode-to-anode barrier is also shown by the dotted lines. The behavior of $S_f(0)$ is essentially the same as already explained for a width of 50 nm: full shot noise is found while the barrier limiting the current is higher than about $4K_B T_q$, then diffusion noise becomes important and $S_f(0)$ is lower than $2qI$. What changes from one channel width to another is the bias at which $S_f(0)$ departs from $2qI$. By modifying $W_C$, the height of the barrier changes. The closer proximity of the surface charges at both sides of the channel as $W_C$ is reduced leads to a larger barrier, so that a higher applied voltage is necessary to reduce its value below $4K_B T_q$ ($V=0.1, 0.175, \text{ and } 0.26$ V, for $W_C=60, 50, \text{ and } 40$ nm, respectively).

B. High-frequency noise spectra: Dependence on device topology

Figure 7 shows the noise spectra $S_f(f)$ corresponding to different bias conditions in the diode analyzed in the previous section with $W_C$ of 50 nm, which will be the reference structure in our study. In order to identify the influence of the field fluctuations on the total noise, calculations performed when the PS is switched off in the simulations (an average electric field profile previously obtained with the PS on is adopted instead) are also shown for an applied voltage of 0.2 V.\textsuperscript{14}

Two main peaks are observed in the spectra. Plasma oscillations are at the origin of the one appearing at the highest frequencies (above 3 THz).\textsuperscript{15} Stemming from electric field
fluctuations coupled to the carrier movement, plasma oscillations are not present if the PS is switched off, and the associated peak disappears.

The other peak, around 1.3 THz, is attributed to returning-carrier effects taking place in the space-charge regions originated by the surface charge at both sides of the vertical trenches. As seen in the inset, which shows the frequency dependence of $S(f)$ in log-log scale for $V=0.0$ V, it exhibits the characteristic $f^2$ behavior already found in other devices such as Schottky-barrier diodes, revealing a capacitive coupling of the returning-carrier fluctuations to the noise at the terminals. When switching off the PS, this peak does not disappear; it is displaced to lower frequencies and increases in amplitude. We have checked that the frequency of the peak in the spectral density obtained without PS corresponds approximately to the average characteristic time for carriers injected at the cathode to return to the contact once reflected back in the proximities of the vertical trench, as calculated from MC simulations. As expected, with and without PS, the spectral density takes the same value at low frequency, corresponding to full shot noise associated with the electrons surpassing the barrier and reaching the anode. At high current levels ($V=0.3$ V in Fig. 7), a significant enhancement of low-frequency noise extending to higher frequencies takes place.

The increase of current noise originated by the peak at lower frequency can be especially problematic for the diode performance, since it could limit the frequency range of potential SSD applications. In the following we will analyze how its amplitude and frequency change with the main parameters of the device topology.

Figure 8 shows noise spectra $S(f)$ calculated at equilibrium when some parameters of the diode geometry are modified (keeping the others constant): (a) channel width $W_C$, (b) vertical-trench width $W_{tv}$, (c) channel length $L$, and (d) accesses length $L_{acc}$. As explained previously, as long as a significant barrier persists (like what happens at equilibrium), the noise at low frequency is essentially determined by the channel, since the barrier limits the current flowing through the diode and the noise associated with the accesses is negligible. In contrast, at high frequency, the regions around the channel have an important weight in the noise. Indeed, as observed in Fig. 8, the level of noise at high frequency is higher the larger is the impedance of the accesses as compared to that of the channel. This explains, for example, why $S(f)$ is higher when decreasing $L$ or increasing $W_C$ or $L_{acc}$, while it remains with similar amplitude when changing $W_{tv}$.

Thus, a first possibility to reduce the noise related to the returning-carriers peak is to decrease the resistance of the accesses relative to that of the channel. The best choice to this end is to shorten $L_{acc}$ [see Fig. 8(d)], which is always desirable to reduce parasitic resistances but may increase the parasitic capacitance between electrodes. Decreasing $W_C$ (or increasing $L$) would enlarge the channel resistance and reduce the current level, both are undesirable effects. Moreover, a longer channel leads to a poorer high-frequency performance of the device.

A second possibility is to try to move the peak to higher frequencies, thus reducing the amplitude of the noise in the range of interest (below 1 THz). As observed in Fig. 8, by modifying $W_C$, $L$, or $L_{acc}$, the frequency of the maximum hardly changes. In contrast, an increase in the width of the vertical trenches $W_{tv}$ shifts the peak to higher frequencies [Fig. 8(b)]. This is due to the decrease of the capacitance associated with the trenches, which couples the fluctuations originated by the returning carriers at both sides of the trenches to the current at the terminals. However, too wide vertical trenches may deteriorate the rectifying operation of the diode if $W_{tv}$ becomes comparable to the length of the channel.

Figure 9 shows a simplified equivalent circuit (EC) that allows a qualitative interpretation of the noise spectra in terms of the frequency dependence of the diode impedance $Z(f)$; $\text{Re}[1/Z(f)]=4k_BT\text{Re}[1/Z(f)]$ at equilibrium. R-L-C circuits are used in regions where transport is controlled by collisions (accesses to the channel), while the channel, where transport is expected to be ballistic or quasiballistic, is represented by the corresponding R-C circuit. Finally, the geometrical capacitance associated with the vertical trenches $C_f=\varepsilon_0/W_{tv}$ is also included, with $\varepsilon_0$ the vacuum dielectric constant. The parameters involved in each of the subcircuits of the global EC can be either determined from the diode geometry or estimated from the results of MC simulations. As an example of the type of results obtained from this EC, Fig. 10 shows $\text{Re}[1/Z(f)]$ when the width of the trenches (and thus the associated capacitance $C_f$) is modified. As observed, the EC is able to reproduce qualitatively the main features of the noise spectra. Indeed, $\text{Re}[1/Z(f)]$ exhibits the two peaks observed in $S(f)$ at similar frequencies. Also, the reduction of $C_f$ due to wider vertical trenches leads to a displacement of the first peak to higher frequencies (and, thus, to a decrease of the noise in the range of interest for applications), which supports the interpretation given to MC results.

IV. CONCLUSIONS

By means of an ensemble MC simulator self-consistently coupled with a 2D PS, we have analyzed current
noise spectra in SSDs. At low frequency, shot-noise originated by carriers randomly surpassing the barrier present in the channel is found for the lowest currents, when transport is barrier limited. The noise temperature in this range is found to be close to half of the lattice temperature. For higher currents, once the barrier has disappeared, diffusion noise becomes dominant, and the noise temperature reaches and surpasses the lattice temperature due to carrier heating.

At high frequency, two peaks are found in the spectra. The one around 1 THz is especially problematic for potential applications of SSDs. We have studied how to reduce the noise in this range by modifying several parameters of the device geometry. The reduction of the accesses and the increase of the width of the vertical trenches have been found to be the best choices for the enhancement of the noise performance, but special care must be taken to avoid deteriorating the rectifying operation and the frequency response of

![FIG. 8. Current noise spectra at equilibrium (V=0.0 V) when some parameters of the topology of the diode are modified: (a) channel width $W_c=40, 50, 60$ nm; (b) width of the vertical trenches $W_t=5, 10, 20, 35, 50$ nm; (c) channel length $L=200, 250, 300$ nm; and (d) length of the accesses $L_{acc}=275, 175, 75$ nm. The insets show the corresponding $I$-$V$ characteristics.](image)

![FIG. 9. Equivalent circuit proposed for the SSD.](image)

![FIG. 10. Real part of the conductance provided by the equivalent circuit of Fig. 9 for several widths of the vertical trenches, $W_t$, leading to different values of the associated capacitance $C_t$.](image)
SSDs. Finally, an equivalent circuit able to reproduce qualitatively the noise spectra in terms of the device impedance has been proposed.

ACKNOWLEDGMENTS

This work has been partially supported by the Dirección General de Investigación (MEC, Spain) and FEDER through Project No. TEC2004-05231 and by the Consejería de Educación of the Junta de Castilla y León (Spain) through Project No. SA044A05.

16M. Shur, GaAs Devices and Circuits (Plenum, New York, 1987).