Exploring Digital Logic Design Using Ballistic Deflection Transistors Through Monte Carlo Simulations
Monte Carlo method
Fecha de publicación
Íñiguez de la Torre, I. et al. (2011). Exploring Digital Logic Design Using Ballistic Deflection Transistors Through Monte Carlo Simulations. IEEE Transactions on Nanotechnology 10, 1337-1346 .
We present exploratory studies of digital circuit design using the recently proposed ballistic deflection transistor (BDT) devices. We demonstrate a variety of possible logic functions through simple reconfiguration of two drain-connected BDTs. We further propose the creation of a three-BDT logic cell to yield differential versions of each logic function, improving overall flexibility of BDT circuit design. Each of the proposed gate configurations has been verified through extensive numerical calculations using an in-house Monte Carlo simulator. Simulation results show that the proposed gate arrangements are capable of achieving 400-GHz operating frequencies at room temperature. A compact fit-based analytical model to aid circuit design using BDTs is also introduced.